Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 125 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
- Non-volatile Program and Data Memories
 - 8K / 16K Bytes of In-System Self-Programmable Flash
 - Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
 - USB boot-loader programmed by default in the factory
 - In-System Programming by on-chip Boot Program hardware-activated after
 - True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 512 Bytes Internal SRAM
 - Programming Lock for Software Security
- USB 2.0 Full-speed Device Module with Interrupt on Transfer Completion
 - Complies fully with Universal Serial Bus Specification REV 2.0
 - 48 MHz PLL for Full-speed Bus Operation : data transfer rates at 12 Mbit/s
 - Fully independant 176 bytes USB DPRAM for endpoint memory allocation
 - Endpoint 0 for Control Transfers: from 8 up to 64-bytes
 - 4 Programmable Endpoints:
 - IN or Out Directions
 - Bulk, Interrupt and IsochronousTransfers
 - Programmable maximum packet size from 8 to 64 bytes
 - Programmable single or double buffer
 - Suspend/Resume Interrupts
 - Microcontroller reset on USB Bus Reset without detach
 - USB Bus Disconnection on Microcontroller Request
 - USB pad multiplexed with PS/2 peripheral for single cable capability
- Peripheral Features
 - PS/2 compliant pad
 - One 8-bit Timer/Counters with Separate Prescaler and Compare Mode (two 8-bit PWM channels)
 - One 16-bit Timer/Counter with Separate Prescaler, Compare and Capture Mode (three 8-bit PWM channels)
 - USART with SPI master only mode and hardware flow control (RTS/CTS)
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- On Chip Debug Interface (debugWIRE)
- Special Microcontroller Features
 - Power-On Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources



8-bit AVR®
Microcontroller
with
8/16K Bytes of
ISP Flash
and USB
Controller

AT90USB82 AT90USB162

Summary



7707FS-AVR-11/10






- Five Sleep Modes: Idle, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 22 Programable I/O Lines
 - QFN32 (5x5mm) / TQFP32 packages
- Operating Voltages
 - 2.7 5.5V
- Operating temperature
 - Industrial (-40°C to +85°C)
- Maximum Frequency
 - 8 MHz at 2.7V Industrial range
 - 16 MHz at 4.5V Industrial range

1. Pin Configurations

Figure 1-1. Pinout AT90USB82/162



Note: The large center pad underneath the QFN packages is made of metal and must be connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

AIMEL




2. Overview

The AT90USB82/162 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90USB82/162 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting

architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90USB82/162 provides the following features: 8K / 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 22 general purpose I/O lines, 32 general purpose working registers, two flexible Timer/Counters with compare modes and PWM, one USART, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, debugWIRE interface, also used for accessing the On-chip Debug system and programming and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, the main Oscillator continues to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an on-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel AT90USB82/162 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90USB82/162 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the AT90USB82/162 as listed on page 74.





2.2.4 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of various special features of the AT90USB82/162 as listed on page 76.

2.2.5 Port D (PD7..PD0)

Port D serves as analog inputs to the analog comparator.

Port D also serves as an 8-bit bi-directional I/O port, if the analog comparator is not used (concerns PD2/PD1 pins). Port pins can provide internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.2.6 D-/SDATA

USB Full Speed Negative Data Upstream Port / Data port for PS/2

2.2.7 D+/SCK

USB Full Speed Positive Data Upstream Port / Clock port for PS/2

2.2.8 UGND

USB Ground.

2.2.9 UVCC

USB Pads Internal Regulator Input supply voltage.

2.2.10 UCAP

USB Pads Internal Regulator Output supply voltage. Should be connected to an external capacitor (1µF).

2.2.11 RESET/PC1/dW

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Section 9.. Shorter pulses are not guaranteed to generate a reset. This pin alternatively serves as debugWire channel or as generic I/O. The configuration depends on the fuses RSTDISBL and DWEN.

2.2.12 XTAL1

6

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.13 XTAL2/PC0

Output from the inverting Oscillator amplifier if enabled by Fuse. Also serves as a generic I/O.

3. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".





4. Register Summary

		5	y ====================================	B.: -	D:: 4	D.: 0	D:: 0	D:: 4	D'' 0	_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	-	-	-	-	-	-	-	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	UPOE	UPWE1	UPWE0	UPDRV1	UPDRV0	SCKI	DATAI	DPI	DMI	
(0xFA)	PS2CON	-	-	-	-	-	-	-	PS2EN	
(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	-	-	-	-	-	-	
(0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF4)	UEINT		-	-			EPINT4:0			
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	UEBCLX				BY	CT7:0				
(0xF1)	UEDATX				D/	AT7:0				
(0xF0)	UEIENX	FLERRE	NAKINE	-	NAKOUTE	RXSTPE	RXOUTE	STALLEDE	TXINE	
(0xEF)	UESTA1X	-	-	-	-	-	CTRLDIR	CURF	RBK1:0	
(0xEE)	UESTA0X	CFGOK	OVERFI	UNDERFI	-		EQ1:0	NBUS	YBK1:0	
(0xED)	UECFG1X	-		EPSIZE2:0		EPB	K1:0	ALLOC	-	
(0xEC)	UECFG0X	EPTY	PE1:0	-	-	-	-	-	EPDIR	
(0xEB)	UECONX	-	-	STALLRQ	STALLRQC	RSTDT	-	-	EPEN	
(0xEA)	UERST	-	-	-			EPRST4:0			
(0xE9)	UENUM	-	-	-	-	-		EPNUM2:0		
(0xE8)	UEINTX	FIFOCON	NAKINI	RWAL	NAKOUTI	RXSTPI	RXOUTI	STALLEDI	TXINI	
(0xE7)	Reserved	-	-	-	-	-	-	-	-	
(0xE6)	UDMFN	-	-	-	FNCERR	-	-	-	-	
(0xE5)	UDFNUMH	-	-	-	-	-		FNUM10:8		
(0xE4)	UDFNUML				FNI	JM7:0				
(0xE3)	UDADDR	ADDEN				UADD6:0				
(0xE2)	UDIEN	-	UPRSME	EORSME	WAKEUPE	EORSTE	SOFE	-	SUSPE	
(0xE1)	UDINT	-	UPRSMI	EORSMI	WAKEUPI	EORSTI	SOFI	-	SUSPI	
(0xE0)	UDCON	-	-	-	-	-	RSTCPU	RMWKUP	DETACH	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	
(0xD9)	Reserved	-	-	-	-	-	-	-	-	
(0xD8)	USBCON	USBE	-	FRZCLK	-	-	-	-	-	
(0xD7)	Reserved	-	-	-	-	-	-	-	-	
(0xD6)	Reserved	-	-	-	-	-	-	-	-	
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	-	-	-	-	-	-	-	-	
(0xD2)	CLKSTA	-	-	-	-	-	-	RCON	EXTON	
(0xD1)	CLKSEL1	RCCKSEL3	RCCKSEL2	RCCKSEL1	RCCKSEL0	EXCKSEL3	EXCKSEL2	EXCKSEL1	EXCKSEL0	
(0xD0)	CLKSEL0	RCSUT1	RCSUT0	EXSUT1	EXSUT0	RCE	EXTE	-	CLKS	
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1					Data Register				
(0xCD)	UBRR1H	-	-	-	-		SART1 Baud Rat	e Register High E	Byte	
(0xCC)	UBRR1L				JSART1 Baud Ra			<u> </u>	-	
(0xCB)	UCSR1D	-	-	-	-	-	-	CTSEN	RTSEN	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	PE1	U2X1	MPCM1	
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC7) (0xC6)	Reserved	-	-	-	-	-	-	-	-	
(0xC5)	Reserved	-	-	-	-	-	-	-	-	
(0xC3) (0xC4)	Reserved	-	-	-	-	-	-	-	-	
(0xC4) (0xC3)	Reserved	-	-	-	-	-	-	-	-	
	1	-			-	-	-		-	
(0xC2)	Reserved		-	-				-		
(0xC1)	Reserved	-	-	-	-	-	-	-	-	
(0xC0)	Reserved	-	-							
(0xBF)	Reserved	-	-	-	-	-	-	-	-	

Address	Nome	Di+ 7	Dit 6	D:+ 5	Di+ /	Di+ 2	Dit 2	Di+ 1	Dit 0	Dogo
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	Reserved	-	-	-	-	-	-	-	-	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA) (0xB9)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xB9)	Reserved	-	-	-	-	-	-	-	-	
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	_	_	-		_	-	-	
(0xB3)	Reserved	-	_	-	_	-	-	-	-	
(0xB2)	Reserved	-	-	-	-	-	_	-	-	
(0xB1)	Reserved	-	-	-	-	-	_	-	-	
(0xB0)	Reserved	-	_	-	-	-	_	-	-	
(0xAF)	Reserved	-	_	-	-	-	_	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	•	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	ı	
(0x9F)	Reserved	-	-	-	-	-	-	-	•	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	- Timor/Cor	- untor1 - Output C	- omparo Pogistor	- C High Byto	-	-	
(0x8D)	OCR1CH				unter1 - Output C					
(0x8C)	OCR1CL				unter1 - Output C					
(0x8B)	OCR1BH OCR1BL				unter1 - Output C					
(0x8A)	OCR18L OCR1AH		Timer/Counter1 - Output Compare Register B Low Byte							
(0x89) (0x88)	OCR1AL		Timer/Counter1 - Output Compare Register A High Byte							
(0x88) (0x87)	ICR1H		Timer/Counter1 - Output Compare Register A Low Byte							
(0x87) (0x86)	ICR1L		Timer/Counter1 - Input Capture Register High Byte							
(0x85)	TCNT1H		Timer/Counter1 - Input Capture Register Low Byte Timer/Counter1 - Counter Register High Byte							
(0x84)	TCNT1L		Timer/Counter1 - Counter Register High Byte Timer/Counter1 - Counter Register Low Byte							
(0x84) (0x83)	Reserved	-	-	-	Counter 1 - Cot		w byte	-	-	
(0x83) (0x82)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	
(0x82) (0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	
(0x81)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	
(0x80) (0x7F)	Reserved	- CONTAT	- CONTAU	- CONTE	- CONTIBU	- CONTCT	- CONTCO	- WGWITI	- WGWTO	
	110301760									
(0x7E)	Reserved	-	-	-	-	-	-	-	-	





	1					ſ				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7C)	Reserved	-	-	-	-	-	-	-	-	
(0x7B)	Reserved	-	-	-	-	-	-	-	-	
(0x7A)	Reserved	-	-	-	-	-	-	-	-	
(0x79)	Reserved	-	-	-	-	-	-	-	-	
(0x78)	Reserved	-	-	-	-	-	-	-	-	
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	-	- TOIE4	
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A -	TOIE0	
(0x6D) (0x6C)	Reserved PCMSK1	-	-	-	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	
(0x6B)	PCMSK1	PCINT7	PCINT6	PCINT5	PCINT12 PCINT4	PCINT3	PCINT10	PCINT9	PCINT0	
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	
(0x68)	PCICR	-	-	-	-	-	-	PCIE1	PCIE0	
(0x68) (0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL					bration Register				
(0x65)	PRR1	PRUSB	-	-	-	-	-	-	PRUSART1	
(0x64)	PRR0	-	-	PRTIM0	-	PRTIM1	PRSPI	-	-	
(0x63)	REGCR	-	-	-	-	-	-	-	REGDIS	
(0x62)	WDTCKD	-	-	-	-	WDEWIF	WDEWIE	WCLKD1	WCLKD0	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	
0x3F (0x5F)	SREG	I	T	Н	S	V	N	Z	С	
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	-	-	-	-	-	-	IVSEL	IVCE	
0x34 (0x54)	MCUSR	-								
0x33 (0x53)	SMCR		-	USBRF	-	WDRF	BORF	EXTRF	PORF	
0x32 (0x52)		-	-	-	-	WDRF SM2	SM1	SM0	SE	
0::04 (0::54)	Reserved	-			-	SM2 -			1	
0x31 (0x51)	Reserved DWDR	-	-	-	- debugWIRE	SM2 - Data Register	SM1 -	SM0 -	SE -	
0x30 (0x50)	Reserved DWDR ACSR	- ACD	- - ACBG	- - ACO	- debugWIRE	SM2 - Data Register ACIE	SM1 - ACIC	SM0 - ACIS1	SE - ACISO	
0x30 (0x50) 0x2F (0x4F)	Reserved DWDR ACSR Reserved	-	-	-	- debugWIRE ACI	SM2 - Data Register ACIE -	SM1 -	SM0 -	SE -	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved DWDR ACSR Reserved SPDR	ACD	ACBG	- - ACO	debugWIRE ACI - SPI Da	SM2 - Data Register ACIE	SM1 - ACIC -	SM0 - ACIS1 -	SE - ACISO -	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved DWDR ACSR Reserved SPDR SPSR	ACD -	- ACBG - WCOL	ACO	debugWIRE ACI - SPI Da	SM2 - Data Register ACIE - ta Register -	SM1 - ACIC -	SM0 - ACIS1 -	SE - ACISO - SPI2X	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR	ACD	ACBG	- - ACO	debugWIRE ACI - SPI Da - MSTR	SM2 - Data Register ACIE - ta Register - CPOL	ACIC - CPHA	SM0 - ACIS1 -	SE - ACISO -	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2	ACD -	- ACBG - WCOL	ACO	debugWIRE ACI - SPI Da - MSTR General Purpo	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 2	ACIC - CPHA	SM0 - ACIS1 -	SE - ACISO - SPI2X	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	ACD -	- ACBG - WCOL	ACO	debugWIRE ACI - SPI Da - MSTR General Purpo	SM2 - Data Register ACIE - ta Register - CPOL	SM1 - ACIC - CPHA	SM0 - ACIS1 - SPR1	SE - ACISO - SPI2X SPR0	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO - DORD	debugWIRE ACI - SPI Da - MSTR General Purpo	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1	SM1 - ACIC - CPHA PLLP0	SM0 - ACIS1 -	SE - ACISO - SPI2X	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO - DORD - Tim	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2	SM2 - Data Register ACIE - ta Register - CPOL see I/O Register 1 PLLP1 but Compare Reg	SM1 - ACIC - CPHA PLLP0 ister B	SM0 - ACIS1 - SPR1	SE - ACISO - SPI2X SPR0	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO - DORD - Tim	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 per/Counter0 Outper/Counter0 O	SM2 - Data Register ACIE - ta Register - CPOL see I/O Register 1 PLLP1 but Compare Reg	SM1 - ACIC - CPHA PLLP0 ister B	SM0 - ACIS1 - SPR1	SE - ACISO - SPI2X SPR0	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO - DORD - Tim	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 per/Counter0 Outper/Counter0 O	SM2 - Data Register ACIE - ta Register - CPOL see I/O Register 1 PLLP1 but Compare Reg	SM1 - ACIC - CPHA PLLP0 ister B	SM0 - ACIS1 - SPR1	SE - ACISO - SPI2X SPR0	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0	ACD - SPIF SPIE -	ACBG - WCOL SPE	- ACO - DORD - Tin	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 per/Counter0 Outper/Counter0 O	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 but Compare Reg out Compare Reg	SM1 - ACIC - CPHA PLLP0 ister B	SM0 - ACIS1 - SPR1 - PLLE	SE - ACISO - SPI2X SPR0 PLOCK	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCROB OCROA TCNTO	ACD - SPIF SPIE - FOCOA	ACBG - WCOL SPE -	- ACO - DORD - Tim	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 per/Counter0 Outper/Counter0 O	SM2 - Data Register ACIE - ta Register - CPOL see I/O Register 1 PLLP1 but Compare Reg out Compare Reg unter0 (8 Bit) WGM02	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02	SM0 - ACIS1 - SPR1 - PLLE CS01	SE - ACISO - SPI2X SPRO PLOCK CS00	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0 TCCR0B TCCR0A	ACD - SPIF SPIE - FOC0A COM0A1	ACBG - WCOL SPE - FOCOB COMOA0	- ACO - DORD - Tim - COMOB1	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 ner/Counter0 Outp Timer/Co - COM0B0	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 out Compare Reg out Compare Reg out Compare Reg out Compare (8 Bit) WGM02	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02	SM0 ACIS1 SPR1 PLLE CS01 WGM01 PSRASY	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x44)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	ACD - SPIF SPIE - FOC0A COM0A1 TSM	ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Tin Tin - COM0B1	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 ner/Counter0 Outp Timer/Co - COM0B0	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 Dut Compare Reg out Compare Reg unter0 (8 Bit) WGM02 E	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02 EEPROM Address	SM0 ACIS1 SPR1 PLLE CS01 WGM01 PSRASY	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH	ACD - SPIF SPIE - FOC0A COM0A1 TSM	ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Tin Tin - COM0B1	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 Per/Counter0 Out Timer/Co - COM0B0 EEPROM Addres	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 Dut Compare Reg out Compare Reg unter0 (8 Bit) WGM02 E	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02 EEPROM Address	SM0 ACIS1 SPR1 PLLE CS01 WGM01 PSRASY	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	ACD - SPIF SPIE - FOC0A COM0A1 TSM	ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Tin Tin - COM0B1	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 Per/Counter0 Out Timer/Co - COM0B0 EEPROM Addres	SM2 - Data Register ACIE - a Register - CPOL se I/O Register 1 PLLP1 put Compare Reg out Compare Reg out Compare Reg out Compare Seg unter0 (8 Bit) WGM02	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02 EEPROM Address	SM0 ACIS1 SPR1 PLLE CS01 WGM01 PSRASY	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	FOCOA COMOA1 TSM	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Tim Tim - COMOB1	debugWIRE ACI - SPI Da - MSTR General Purpo PLLP2 ner/Counter0 Out Timer/Co - COM0B0 - COM0B0 - EEPROM Addres EEPROM	SM2 - Data Register ACIE - a Register - CPOL se I/O Register 2 se I/O Register 1 PLLP1 PLLP1 VICompare Regout Compare Regout Compare Regout Compare Segunter0 (8 Bit) WGM02 s Register Low B Data Register	SM1 - ACIC CPHA PLLP0 ister B ister A CS02 EEPROM Address yte	SM0 - ACIS1 - SPR1 - SPR1 PLLE CS01 WGM01 PSRASY Register High B	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC yte	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0 EIMSK	FOCOA COMOA1 TSM - INT7	- ACBG - WCOL SPE - FOC0B COM0A0 INT6	- ACO - DORD - Tin Tin - COM0B1	debugWIRE ACI - SPI Da - MSTR General Purpo PLLP2 ner/Counter0 Out Timer/Co - COM0B0 - COM0B0 - EEPROM Addres EEPROM	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 PLLP1 put Compare Regulater (8 Bit) WGM02 s Register Low B Data Register EERIE	SM1 - ACIC CPHA PLLP0 ister B ister A CS02 EEPROM Address yte	SM0 - ACIS1 - SPR1 - SPR1 PLLE CS01 WGM01 PSRASY Register High B	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC yte	
0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	Reserved DWDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 PLLCSR OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	FOCOA COMOA1 TSM -	- ACBG - WCOL SPE - FOCOB COMOAO	- ACO - DORD - Tin Tin - COM0B1	debugWIRE ACI - SPI Da - MSTR General Purpo General Purpo PLLP2 ner/Counter0 Outp Timer/Co - COM0B0 - COM0B0 - EEPROM Addres EEPROM General Purpo General Purpo General Purpo General Purpo	SM2 - Data Register ACIE - ta Register - CPOL se I/O Register 1 PLLP1 but Compare Regout Compare Regout Compare Regout Compare Legal Service S	SM1 - ACIC - CPHA PLLP0 ister B ister A CS02 EEPROM Address yte	SM0 - ACIS1 - SPR1 - SPR1 - PLLE CS01 WGM01 PSRASY Register High B	SE - ACISO - SPI2X SPRO PLOCK CS00 WGM00 PSRSYNC yte EERE	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	-	PORTC2	PORTC1	PORTC0	
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	-	DDC2	DDC1	DDC0	
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	-	PINC2	PINC1	PINC0	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
0x02 (0x22)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Moreover reserved bits are not guaranteed to be read as "0". Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The AT90USB82/162 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





5. Instruction Set Summary

CP Rd.Rr Compare Rd − Rr Z, N,V.C,H 1 CPC Rd.Rr Compare with Carry Rd − Rr − C Z, N,V.C,H 1 CPI Rd,K Compare Register with Immediate Rd − Rr − C Z, N,V.C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/S SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2/S BRBS s, k Branch if Status Flag Cleared if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2 BRC k	Mnemonics	Operands	Description	Operation	Flags	#Clock
ACION Mark And will Carry too Regions Rid - Rid - Rid - Rid - Rid - Rid Z.C.N.Y.S. 2						
ADDITION			•			
SUBB Rd, Rr Subtract two Registers Rd - Rd + R Z,CN,VH 1	ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$		
SURE Fig. K Subtened Constant From Register Fig. 4 - Fig. K Z.C.N.V.H 1	ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SEC	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
Sect Fig. K Submed with Carry Consent from Reg Ref. + Bit . K. C ZC,NLY, S ZC,	SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
Self	SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
AND	SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
ANDI	SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
ANDI	AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ORI Bal. R Logical OR Registers and Consistent Bal. = Rol ∨ R Z.N.V 1 EOR Bal. R Exclusive OR Registers Bal. = Rol ∨ R Z.N.V 1 EOR Bal. R Exclusive OR Registers Bd - Rd ≥ Rr Z.N.V 1 NEG Bd Two S Complement Bd - Aud − Rd Z.N.V 1 NEG Bd Two S Complement Bd - Aud − Aud − Bd Z.N.V 1 SBR BdK Set Bitts in Register Bd - Rd + Rd × CX,N.V 1 Z.N.V 1 INC Rd Bd Incomment Bd - Rd + Rd + Rd - Z,N.V 1 Z.N.V 1 DEC Bd December Bd - Rd + Rd - 1 Z.N.V 1 Z.N.V 1 SEFR Bd Core Register Pd - Rd + Rd Z.N.V 1 Z.N.V 1 SEFR Pd K Core Register Pd - Rd + Rd + Rd Z.N.V 1 LIMP k Core Register Pd - Rd + Rd + Rd Z.N.V <			<u> </u>			
DRI						
EOR						
DOM						
NEG Rd Ton's Complement Rd = -0.00 - Rd Z,C.N.VH 1						
SSBR		-	·			
Clear Bigk			·	-		
DEC Rd	SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
DEC Bild	CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
Tight	INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
SER Rd	DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
SER	TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
SER	CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z.N.V	1
RANCH INSTRUCTIONS PC ← PC + k + 1 None 2			•	-	- ' '	
RJMP	OL.,			THE CONT.	110.10	
MMP	DIMD			DC + DC + k + 1	None	2
MAP		N.	·			
Figure			, , ,			
CALL			·			
CALL k Direct Subroutine Call PC ← k None 5 RET Subroutine Return PC ← STACK None 5 RETI Interrupt Return PC ← STACK 1 5 CPSE Rd,Rr Compare, Skip it Equal if (Rd = R) PC ← PC + 2 or 3 None 1/2 CP Rd,Rr Compare, Skip it Equal if (Rd = R) PC ← PC + 2 or 3 None 1/2 CPC Rd,Rr Compare with Carry Rd – Rr – C Z, N.V.C.H 1 CPI Rd,K Compare with Carry Rd – Rr – C Z, N.V.C.H 1 CPI Rd,K Compare Register with Immediate Rd – Rr – C Z, N.V.C.H 1 SBRG Rr, b Skip if Bit in Register Cleared if (R(Rb)=0) PC – PC + 2 or 3 None 1/2 SBRS Rr, b Skip if Bit in ID Register is Set if (Rh(b)=1) PC – PC + 2 or 3 None 1/2 SBIS P, b Skip if Bit in ID Register is Set if (Rb(c)=1) PC – PC + 2 or 3 None 1/2 SBIS P, b		k	Relative Subroutine Call	-		
RET	ICALL		Indirect Call to (Z)	PC ← Z	None	
RETI	CALL	k	Direct Subroutine Call	PC ← k	None	5
CPSE Rd,Rr Compare If (Rd = Rr) PC ← PC + 2 or 3 None 1/2/2 CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register is Set if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/2 SBRS Rr, b Skip if Bit in Rogister is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBIG P, b Skip if Bit in I/O Register is Set if (RP(b)=0) PC ← PC + 2 or 3 None 1/2/2 SBIS P, b Skip if Bit in I/O Register is Set if (RP(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBRS s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + 4 + 1 None 1/2/2 SBRS s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Set if (S	RET		Subroutine Return	PC ← STACK	None	5
CP Rd.Rr Compare Rd − Rr Z, N,V.C,H 1 CPC Rd.Rr Compare with Carry Rd − Rr − C Z, N,V.C,H 1 CPI Rd,K Compare Register with Immediate Rd − Rr − C Z, N,V.C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/S SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2/S BRBS s, k Branch if Status Flag Cleared if (SREG(s)= 0) then PC ← PC + X+ 1 None 1/2 BRC k	RETI		Interrupt Return	$PC \leftarrow STACK$	1	5
CP Rd.Rr Compare Rd − Rr Z, N.V.C.H 1 CPC Rd.Rr Compare with Carny Rd − Rr − C Z, N.V.C.H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(p)→1) PC ← PC + 2 or 3 None 1/2/S SBRS Rr, b Skip if Bit in Register Cleared if (Rr(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (Rr(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS P, b Skip if Bit in I/O Register is Set if (P(p)→1) PC ← PC + 2 or 3 None 1/2/S SBIS R, k	CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CP1 Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/SBRS SBRS Rr, b Skip if Bit in I/O Register Cleared if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/SBRS SBIC P, b Skip if Bit in I/O Register if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/SBRS SBIS P, b Skip if Bit in I/O Register is Set if (RP(b)=1) PC ← PC + 2 or 3 None 1/2/SBRS SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2/SBRS BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2/SBRS BRBC s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2	CP	Rd.Rr		- 1	Z. N.V.C.H	1
CPI Rd,K Compare Register with Immediate Rd − K Z, N,V.C,H 1 SBRC Rr, b Skip if 8t in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/2 SBRS Rr, b Skip if 8t in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBIC P, b Skip if 8t in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/2 SBIS P, b Skip if 8t in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBIS P, b Skip if 8t in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBIS P, b Skip if 8t in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/2 SBIS P, b Skip if 8t in Register Cleared if (SREG(s) = 1) then PC ← PC + + 1 None 1/2/2 BRBS s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Not Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRCC		†	·			
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/SBRC P, b Skip if Bit in VD Register Cleared if (R(b)=0) PC ← PC + 2 or 3 None 1/2/SBRC P, b Skip if Bit in VD Register is Set if (R(b)=0) PC ← PC + 2 or 3 None 1/2/SBRS P, b Skip if Bit in VD Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/SBRS S, k Branch if Status Flag Set if (SREG(s)=1) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Status Flag Set if (SREG(s)=2) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Status Flag Cleared if (SREG(s)=2) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Status Flag Cleared if (Z=1) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Status Flag Cleared if (Z=0) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Not Equal if (Z=0) then PC ← PC + k + 1 None 1/2/SBRS S, k Branch if Carry Set if (C=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Carry Set if (C=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Same or Higher if (C=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Minus if (N=1) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Minus if (N=1) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Greater or Equal, Signed if (N=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Greater or Equal, Signed if (N=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Half Carry Flag Set if (H=1) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Half Carry Flag Set if (H=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Half Carry Flag Set if (H=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Half Carry Flag Set if (H=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if T Flag Cleared if (Y=0) then PC ← PC + k + 1 None 1/2/SBRS K Branch if Overflow Flag is Cleared if (Y=0) then						
SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/SBIC SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/SBIS SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/SBIS SBIS S, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2/SBIS BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SEG(s) = 0) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Over Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2						
SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/SBIS SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/SBIS BRBS s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2/SBIS BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BREQ k Branch if Satus Flag Cleared if (SEG(s) = 0) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Loary Set if (Z = 1) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if JSame or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRHO k Branch if Minus if (C = 0) then PC ← PC + k + 1 None 1/2 BRW k			·	1 11 1		
SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/BBBS BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC+PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Set if (SREG(s) = 1) then PC+PC+k+1 None 1/2 BREQ k Branch if Status Flag Cleared if (Z = 1) then PC +PC+k+1 None 1/2 BRNE k Branch if Equal if (Z = 0) then PC +PC +k+1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ←PC +k+1 None 1/2 BRCS k Branch if Carry Set if (C = 0) then PC ←PC +k+1 None 1/2 BRCC k Branch if Same or Higher if (C = 0) then PC ←PC +k+1 None 1/2 BRSH k Branch if Minus if (C = 0) then PC ←PC +k+1 None 1/2 BRLO k Branch if Hillower if (C = 1) then PC ←PC +k+1 None 1/2 BRPL k Branch if Pote Minus if (N = 1) then PC ←PC +k+1				1 11 1		
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k+1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k+1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k+1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k+1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k+1 None 1/2 BRHI k Branch if Lower if (C = 1) then PC ← PC + k+1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k+1 None 1/2 BRPL k Branch if Plus if (N = 1) then PC ← PC + k+1 None 1/2 BRI k Branch if Jess Than Zero, Signed if (N ⊕ V = 0) then PC ← PC + k+1			·			
BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Jeme if (C = 0) then PC ← PC + k + 1 None 1/2 BRHI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRHI k Branch if Flus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1/2 BRIT k Branch if Less Than Zero, Signed if (N = 0) then PC ← P			·			
BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Set if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRIJ k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRHI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRED k Branch if John Same or Figual, Signed if (N = 1) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N = V = 0) then PC ← PC + k + 1 None 1/2 BRHS k Branch if John John John John John Same John John John John John		s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Lower if (C = 0) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Less Than Zero, Signed if (N = V = 0) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (N = V = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Set	BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (N = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Lower if (N = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 0) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRIT k Branch if Jaff Carry Flag Set if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2 BRTS k Branch if Telag Cleared if (T = 0)	BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if T Flag Set if (T = 0) then PC ← PC + k + 1 None 1/2 BRTS k Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set	BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None 1/2 BRTC k Branch if Overflow Flag is Set if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag	BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None 1/2 BRTC k Branch if Overflow Flag is Set if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag	BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO			·			
BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Talag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2 BRTS k Branch if Talag Set if (T = 1) then PC ← PC + k + 1 None 1/2 BRTC k Branch if Talag Set if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (V = 0) then PC ← PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC ← PC + k + 1 None 1/2 BRIE k Branch if Interrupt Disa						1/2
BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Talg Cleared if (H = 0) then PC ← PC + k + 1 None 1/2 BRTS k Branch if Talg Set if (T = 1) then PC ← PC + k + 1 None 1/2 BRTC k Branch if Talg Cleared if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (V = 0) then PC ← PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC ← PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC ← PC + k + 1 None 1/2 BRID k Branch if I						
BRGE k Branch if Greater or Equal, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRTS k Branch if T Flag Set if $(T = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRTC k Branch if T Flag Cleared if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRVS k Branch if Overflow Flag is Set if $(T = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRIE k Branch if Interrupt Enabled if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRID k Branch if Interrupt Disabled if $(V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) $\leftarrow 0$ None 2 LSL Rd Logical Shift Left $PC + PC $						
BRLT k Branch if Less Than Zero, Signed if (N ⊕ V= 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if (T = 1) then PC ← PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if (T = 0) then PC ← PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (T = 0) then PC ← PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Set if (V = 1) then PC ← PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC ← PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 1) then PC ← PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC ← PC + k + 1 None 1/2 BRIAND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) ← 1 None 2 CRIAND BIT-TEST INSTRUCTIONS SBI P,b Clear Bit in I/O Register I/O(P,b) ← 0 None 2 CRIAND BIT ARD BIT ARD BIT ARD BIT IN I/O Register I/O(P,b) ← 0 None 2 CRIAND BIT ARD BIT ARD BIT ARD BIT ARD BIT IN I/O Register I/O(P,b) ← 0 None 2 CRIAND BIT ARD BIT IN I/O Register I/O(P,b) ← 0 None 2 CRIAND BIT ARD BIT						
BRHS k Branch if Half Carry Flag Set if (H = 1) then PC \leftarrow PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC \leftarrow PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if (T = 1) then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if (T = 0) then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (V = 1) then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BRID Ranch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIAND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1 1						
BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC \leftarrow PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if (T = 1) then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if (T = 0) then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (V = 1) then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BRID Ranch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIAND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1 1						1/2
BRTS k Branch if T Flag Set if $(T = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if $(I = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if $(I = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRID BRID K Branch if Interrupt Disabled if $(I = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1						1/2
BRTC k Branch if T Flag Cleared if (T = 0) then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if (V = 1) then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1		k	Branch if Half Carry Flag Cleared		None	1/2
BRVS k Branch if Overflow Flag is Set if (V = 1) then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1	BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1	BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC \leftarrow PC + k + 1 None 1/2 BRIE k Branch if Interrupt Enabled if (I = 1) then PC \leftarrow PC + k + 1 None 1/2 BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1		†	•	` ,		1/2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						1/2
BRID k Branch if Interrupt Disabled if (I = 0) then PC \leftarrow PC + k + 1 None 1/2 BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(P,b) \leftarrow 1 None 2 CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n+1) \leftarrow Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				· · ·		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	טחוט		· · · · · · · · · · · · · · · · · · ·		MOHE	1/2
CBI P,b Clear Bit in I/O Register I/O(P,b) \leftarrow 0 None 2 LSL Rd Logical Shift Left Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 Z,C,N,V 1	ODI			1000	T N	
$LSL \hspace{1cm} Rd \hspace{1cm} Logical \hspace{1cm} Shift \hspace{1cm} Left \hspace{1cm} Rd(n+1) \leftarrow Rd(n), \hspace{1cm} Rd(0) \leftarrow 0 \hspace{1cm} Z, C, N, V \hspace{1cm} 1$						
				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
LSR Rd Logical Shift Right $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ Z,C,N,V 1		Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
	LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1

Mnemonics	Operands	Description	Operation	Flags	#Clock
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Ţ	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
02	DATA	TRANSFER INSTRUCTIONS			•
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	1	1
				None	2
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	Rd ← (Y + q)	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, Rd $\leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
-		CONTROL INSTRUCTIONS			
	11100				ı
NOP		No Operation		None	1 1
NOP SLEEP		No Operation	(see specific dosor for Sleep function)	None	1
NOP SLEEP WDR		No Operation Sleep Watchdog Reset	(see specific descr. for Sleep function) (see specific descr. for WDR/timer)	None None None	1 1





6. Ordering Information


Part Number	Temp. Range	Flash Memory Size	Package	Product Marking
90USB82-16MU	Industrial Green	8K	QFN32	90USB82-16MU
90USB162-16MU	Industrial Green	16K	QFN32	90USB162-16MU
90USB162-16AU	Industrial Green	16K	TQFP32	90USB162-16AU

7. Packaging Information

	Package Type
QFN32	PN, 32-Lead 5.0 x 5.0 mm Body, 0.50 mm Pitch Quad Flat No Lead Package (QFN)
	MA, 32-Lead 7 x 7 mm Body size, 1.00 mm Bodu Thickness 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) Note:
TQFP32	If ultrasonic process is used for assembly, we recommend that frequency to be applied should be either below or above the 12 to 26kHz range.

14


7.1 QFN32










7.2 TQFP32









S	JEDEC VARIA	TION ALL DIM	ENSIONS IN M	ILLIMETERS		
S M B				N O T E		
Ľ	MIN.	N□M.	MAX.	Ē		
Α	~~	₹.	1.20			
A ₁	0.05	×	0.15			
Az	0.95					
D	9.00 BSC.					
D ₁		7.00 BSC.				
Ε		9.00 BSC.				
E ₁		7.00 BSC.				
L	0.45	0.60	0.75			
N		32				
e		0.80 BSC.				
b	0.30	0.37	0.45			
ccc	₹.	~	0.10			

8. Errata

8.1 AT90USB162 Errata History

Silicon Release	QFP32 'DateCode LotNumber' marking	QFN32 'DateCode LotNumber' marking
First Release	'0705 6J4972' '0709 J4973-2' '0709 J5597-1'	all lots marked 90USB162-16MES
Second Release	'0709 F3150-1'	'0714 50-2' '0722 50-3' '0735 3151'
Third Release	All date codes after 0709	All other lots

8.1.1 AT90USB162 First Release

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

2. PS2 high level clamped to UCAP

When configured in PS2 mode, the output high level is clamped to the UCAP voltage level.

Problem Fix/workaround

None.

3. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

8.1.2 AT90USB162 Second Release

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/workaround





Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

2. Extra power consumption

The typical power comsumption is increased by 90µA at 5V and by 160µA in worst case conditions.

Problem Fix/workaround

None.

3. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

8.1.3 AT90USB162 Third Release

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

2. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.

8.2 AT90USB82 Errata History

8.2.1 AT90USB82 Initial Release (all lots)

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

18

Problem Fix/workaround

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

2. Transient perturbation in USB suspend mode generates overconsumption

In device mode and when the USB is suspended, transient perturbation received on the USB lines generates a wake up state. However the idle state following the perturbation does not set the SUSPI bit anymore. The internal USB engine remains in suspend mode but the USB differential receiver is still enabled and generates a typical 300µA extra-power consumption. Detection of the suspend state after the transient perturbation should be performed by software (instead of reading the SUSPI bit).

Problem fix/workaround

USB waiver allows bus powered devices to consume up to 2.5mA in suspend state.





9. Datasheet Revision History for AT90USB82/162

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 7707F - 11/10

- 1. Updated "Interrupts" on page 188. FRZCLK bit set replaced by FRZCLK bit cleared
- 2. Updated "Electrical Characteristics" on page 262. Added the UVCC min and max value
- 3. Replaced "QFN32" on page 15 by an updated drawing.
- 4. Updated the last page according to Atmel new Brand Style Guide

9.2 Rev. 7707E - 11/08

- 1. Updated package descriptions.
- 2. Added recomendation for ultrasonic assembly
- 3. Updated typical self powered applications.

9.3 Rev. 7707D

1. Correction to Oscillator description, page 245.

9.4 Rev. 7707C

1. Updated Errata section.

9.5 Rev. 7707B

- 1. Removed all references to Timer/Counter 2, A/D Converter.
- 2. Clarified information in Power Reduction Mode and Timer/Counter 1 sections.
- 3. Added USB design guidelines and schematics.
- 4. Updated AC/DC parameters.
- 5. Updated Errata section.

9.6 Rev. 7707A

1. Initial revision



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311 **Fax**: (+1)(408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY
Talk (140) 80 21070 0

Tel: (+49) 89-31970-0 **Fax**: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81)(3) 3523-3551

Fax: (+81)(3) 3523-7581

© 2010 Atmel Corporation. All rights reserved. / Rev. CORP072610

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.